




# G531GW Block Diagram

## Coffee Lake H Refresh Platform



- Reset Circuit
- Thermal Sensor
- PWM Fan
- Switch & LEDs
- Discharge Circuit
- Power Protect
- DC & Battery
- Skew Holes

- Power
- +VCCORE/+VCCSA/+VCCGT
- +VCCIO
- +1.05VSUS
- +1.8VSUS
- 1.2V/+VTT/2.5V
- +3VADSW/+5VSUS
- Load Switch
- Charger
- Protection
- VGA CORE (+NVVDD)
- +NVVDD
- +FBVDDQ (+1.55V)
- +12VS
- IPC



### PCH\_CPU GPIO

Ref	Ref's	Doc Id	Issued Date	REFNO1	REFNO2	Page
REF 01	REF001	REF001	REF 001			
REF 02	REF002	REF002	REF 002			
REF 03	REF003	REF003	REF 003			
REF 04	REF004	REF004	REF 004			
REF 05	REF005	REF005	REF 005			
REF 06	REF006	REF006	REF 006			
REF 07	REF007	REF007	REF 007			
REF 08	REF008	REF008	REF 008			
REF 09	REF009	REF009	REF 009			
REF 10	REF010	REF010	REF 010			
REF 11	REF011	REF011	REF 011			
REF 12	REF012	REF012	REF 012			
REF 13	REF013	REF013	REF 013			
REF 14	REF014	REF014	REF 014			
REF 15	REF015	REF015	REF 015			
REF 16	REF016	REF016	REF 016			
REF 17	REF017	REF017	REF 017			
REF 18	REF018	REF018	REF 018			
REF 19	REF019	REF019	REF 019			
REF 20	REF020	REF020	REF 020			
REF 21	REF021	REF021	REF 021			
REF 22	REF022	REF022	REF 022			
REF 23	REF023	REF023	REF 023			
REF 24	REF024	REF024	REF 024			
REF 25	REF025	REF025	REF 025			
REF 26	REF026	REF026	REF 026			
REF 27	REF027	REF027	REF 027			
REF 28	REF028	REF028	REF 028			
REF 29	REF029	REF029	REF 029			
REF 30	REF030	REF030	REF 030			
REF 31	REF031	REF031	REF 031			
REF 32	REF032	REF032	REF 032			
REF 33	REF033	REF033	REF 033			
REF 34	REF034	REF034	REF 034			
REF 35	REF035	REF035	REF 035			
REF 36	REF036	REF036	REF 036			
REF 37	REF037	REF037	REF 037			
REF 38	REF038	REF038	REF 038			
REF 39	REF039	REF039	REF 039			
REF 40	REF040	REF040	REF 040			
REF 41	REF041	REF041	REF 041			
REF 42	REF042	REF042	REF 042			
REF 43	REF043	REF043	REF 043			
REF 44	REF044	REF044	REF 044			
REF 45	REF045	REF045	REF 045			
REF 46	REF046	REF046	REF 046			
REF 47	REF047	REF047	REF 047			
REF 48	REF048	REF048	REF 048			
REF 49	REF049	REF049	REF 049			
REF 50	REF050	REF050	REF 050			
REF 51	REF051	REF051	REF 051			
REF 52	REF052	REF052	REF 052			
REF 53	REF053	REF053	REF 053			
REF 54	REF054	REF054	REF 054			
REF 55	REF055	REF055	REF 055			
REF 56	REF056	REF056	REF 056			
REF 57	REF057	REF057	REF 057			
REF 58	REF058	REF058	REF 058			
REF 59	REF059	REF059	REF 059			
REF 60	REF060	REF060	REF 060			
REF 61	REF061	REF061	REF 061			
REF 62	REF062	REF062	REF 062			
REF 63	REF063	REF063	REF 063			
REF 64	REF064	REF064	REF 064			
REF 65	REF065	REF065	REF 065			
REF 66	REF066	REF066	REF 066			
REF 67	REF067	REF067	REF 067			
REF 68	REF068	REF068	REF 068			
REF 69	REF069	REF069	REF 069			
REF 70	REF070	REF070	REF 070			
REF 71	REF071	REF071	REF 071			
REF 72	REF072	REF072	REF 072			
REF 73	REF073	REF073	REF 073			
REF 74	REF074	REF074	REF 074			
REF 75	REF075	REF075	REF 075			
REF 76	REF076	REF076	REF 076			
REF 77	REF077	REF077	REF 077			
REF 78	REF078	REF078	REF 078			
REF 79	REF079	REF079	REF 079			
REF 80	REF080	REF080	REF 080			
REF 81	REF081	REF081	REF 081			
REF 82	REF082	REF082	REF 082			
REF 83	REF083	REF083	REF 083			
REF 84	REF084	REF084	REF 084			
REF 85	REF085	REF085	REF 085			
REF 86	REF086	REF086	REF 086			
REF 87	REF087	REF087	REF 087			
REF 88	REF088	REF088	REF 088			
REF 89	REF089	REF089	REF 089			
REF 90	REF090	REF090	REF 090			
REF 91	REF091	REF091	REF 091			
REF 92	REF092	REF092	REF 092			
REF 93	REF093	REF093	REF 093			
REF 94	REF094	REF094	REF 094			
REF 95	REF095	REF095	REF 095			
REF 96	REF096	REF096	REF 096			
REF 97	REF097	REF097	REF 097			
REF 98	REF098	REF098	REF 098			
REF 99	REF099	REF099	REF 099			
REF 100	REF100	REF100	REF 100			

Index(s)	Use In	Expected Name	ACPI/MS	DEFNAME	Power
0x100	0x00000000	0x00000000			
0x101	0x00000000	0x00000000			
0x102	0x00000000	0x00000000			
0x103	0x00000000	0x00000000			
0x104	0x00000000	0x00000000			
0x105	0x00000000	0x00000000			
0x106	0x00000000	0x00000000			
0x107	0x00000000	0x00000000			
0x108	0x00000000	0x00000000			
0x109	0x00000000	0x00000000			
0x10A	0x00000000	0x00000000			
0x10B	0x00000000	0x00000000			
0x10C	0x00000000	0x00000000			
0x10D	0x00000000	0x00000000			
0x10E	0x00000000	0x00000000			
0x10F	0x00000000	0x00000000			
0x110	0x00000000	0x00000000			
0x111	0x00000000	0x00000000			
0x112	0x00000000	0x00000000			
0x113	0x00000000	0x00000000			
0x114	0x00000000	0x00000000			
0x115	0x00000000	0x00000000			
0x116	0x00000000	0x00000000			
0x117	0x00000000	0x00000000			
0x118	0x00000000	0x00000000			
0x119	0x00000000	0x00000000			
0x11A	0x00000000	0x00000000			
0x11B	0x00000000	0x00000000			
0x11C	0x00000000	0x00000000			
0x11D	0x00000000	0x00000000			
0x11E	0x00000000	0x00000000			
0x11F	0x00000000	0x00000000			
0x120	0x00000000	0x00000000			
0x121	0x00000000	0x00000000			
0x122	0x00000000	0x00000000			
0x123	0x00000000	0x00000000			
0x124	0x00000000	0x00000000			
0x125	0x00000000	0x00000000			
0x126	0x00000000	0x00000000			
0x127	0x00000000	0x00000000			
0x128	0x00000000	0x00000000			
0x129	0x00000000	0x00000000			
0x12A	0x00000000	0x00000000			
0x12B	0x00000000	0x00000000			
0x12C	0x00000000	0x00000000			
0x12D	0x00000000	0x00000000			
0x12E	0x00000000	0x00000000			
0x12F	0x00000000	0x00000000			
0x130	0x00000000	0x00000000			
0x131	0x00000000	0x00000000			
0x132	0x00000000	0x00000000			
0x133	0x00000000	0x00000000			
0x134	0x00000000	0x00000000			
0x135	0x00000000	0x00000000			
0x136	0x00000000	0x00000000			
0x137	0x00000000	0x00000000			
0x138	0x00000000	0x00000000			
0x139	0x00000000	0x00000000			
0x13A	0x00000000	0x00000000			
0x13B	0x00000000	0x00000000			
0x13C	0x00000000	0x00000000			
0x13D	0x00000000	0x00000000			
0x13E	0x00000000	0x00000000			
0x13F	0x00000000	0x00000000			
0x140	0x00000000	0x00000000			
0x141	0x00000000	0x00000000			
0x142	0x00000000	0x00000000			
0x143	0x00000000	0x00000000			
0x144	0x00000000	0x00000000			
0x145	0x00000000				

Ref ID	RefDate	Doc ID	Expend Name	APPROV	ESTYPR	Prize
REF 001	2016-01-01	001-001	001-001		001-001	000000
REF 002	2016-01-01	001-002	001-002		001-002	000000
REF 003	2016-01-01	001-003	001-003		001-003	000000
REF 004	2016-01-01	001-004	001-004		001-004	000000
REF 005	2016-01-01	001-005	001-005		001-005	000000
REF 006	2016-01-01	001-006	001-006		001-006	000000
REF 007	2016-01-01	001-007	001-007		001-007	000000
REF 008	2016-01-01	001-008	001-008		001-008	000000
REF 009	2016-01-01	001-009	001-009		001-009	000000
REF 010	2016-01-01	001-010	001-010		001-010	000000
REF 011	2016-01-01	001-011	001-011		001-011	000000
REF 012	2016-01-01	001-012	001-012		001-012	000000
REF 013	2016-01-01	001-013	001-013		001-013	000000
REF 014	2016-01-01	001-014	001-014		001-014	000000
REF 015	2016-01-01	001-015	001-015		001-015	000000
REF 016	2016-01-01	001-016	001-016		001-016	000000
REF 017	2016-01-01	001-017	001-017		001-017	000000
REF 018	2016-01-01	001-018	001-018		001-018	000000
REF 019	2016-01-01	001-019	001-019		001-019	000000
REF 020	2016-01-01	001-020	001-020		001-020	000000
REF 021	2016-01-01	001-021	001-021		001-021	000000
REF 022	2016-01-01	001-022	001-022		001-022	000000
REF 023	2016-01-01	001-023	001-023		001-023	000000
REF 024	2016-01-01	001-024	001-024		001-024	000000
REF 025	2016-01-01	001-025	001-025		001-025	000000
REF 026	2016-01-01	001-026	001-026		001-026	000000
REF 027	2016-01-01	001-027	001-027		001-027	000000
REF 028	2016-01-01	001-028	001-028		001-028	000000
REF 029	2016-01-01	001-029	001-029		001-029	000000
REF 030	2016-01-01	001-030	001-030		001-030	000000
REF 031	2016-01-01	001-031	001-031		001-031	000000
REF 032	2016-01-01	001-032	001-032		001-032	000000
REF 033	2016-01-01	001-033	001-033		001-033	000000
REF 034	2016-01-01	001-034	001-034		001-034	000000
REF 035	2016-01-01	001-035	001-035		001-035	000000
REF 036	2016-01-01	001-036	001-036		001-036	000000
REF 037	2016-01-01	001-037	001-037		001-037	000000
REF 038	2016-01-01	001-038	001-038		001-038	000000
REF 039	2016-01-01	001-039	001-039		001-039	000000
REF 040	2016-01-01	001-040	001-040		001-040	000000
REF 041	2016-01-01	001-041	001-041		001-041	000000
REF 042	2016-01-01	001-042	001-042		001-042	000000
REF 043	2016-01-01	001-043	001-043		001-043	000000
REF 044	2016-01-01	001-044	001-044		001-044	000000
REF 045	2016-01-01	001-045	001-045		001-045	000000
REF 046	2016-01-01	001-046	001-046		001-046	000000
REF 047	2016-01-01	001-047	001-047		001-047	000000
REF 048	2016-01-01	001-048	001-048		001-048	000000
REF 049	2016-01-01	001-049	001-049		001-049	000000
REF 050	2016-01-01	001-050	001-050		001-050	000000

[illegible]

## EC IT8995 GPIO

	Device	Dev An	Signal Name	EXT Pin#	Power
U2400	U2	CPN	PIN LED	PIN LED	
U2400	U2	CPN	PIN LED2	PIN LED2	
U2400	U2	CPN	CPN LED1 + LED2	PIN LED1 + LED2	+5VDC, GND
U2400	U2	CPN	PIN1 - PIN4	PIN LED1 - LED4	+5VDC, GND
U2400	U2	CPN	BC U2401		
U2400	U2	CPN	24001 - PIN4		
U2400	U2	CPN	24 - CPN PIN4		
U2400	U2	CPN			

	Definition	Row As	Original Name	EST PathID	Power
CPRO2	2x12	CP2	CP 2x12/212	CP 12000	12000
CPRO3	3x12	CP3	CP 3x12/212	CP 12000	12000
CPRO4	4x12	CP4	CP 4x12/212	CP 12000	12000
CPRO5	5x12	CP5	CP 5x12/212	CP 12000	12000
CPRO6	6x12	CP6	CP 6x12/212	CP 12000	12000
CPRO7	7x12	CP7	CP 7x12/212	CP 12000	12000
CPRO8	8x12	CP8	CP 8x12/212	CP 12000	12000
CPRO9	9x12	CP9	CP 9x12/212	CP 12000	12000
CPRO10	10x12	CP10	CP 10x12/212	CP 12000	12000
CPRO11	11x12	CP11	CP 11x12/212	CP 12000	12000
CPRO12	12x12	CP12	CP 12x12/212	CP 12000	12000

	Interface	Device	Signal Name	SET POINT	Power
UNIT1	430V	430V	PM 0430T101	PM 0430 - 100	1000W - 80
UNIT2	430V	430V	PM0430T102	PM 0430 - 100	1000W - 80
UNIT3	430V	430V	PM0430T103	PM 0430 - 100	1000W - 80
UNIT4	430V	430V	PM 0430T104	PM 0430 - 100	1000W - 80
UNIT5	430V	430V	PM 0430T105	PM 0430 - 100	1000W - 80
UNIT6	430V	430V	PM 0430T106	PM 0430 - 100	1000W - 80
UNIT7	430V	430V	PM 0430T107	PM 0430 - 100	1000W - 80
UNIT8	430V	430V	PM 0430T108	PM 0430 - 100	1000W - 80
UNIT9	430V	430V	PM 0430T109	PM 0430 - 100	1000W - 80
UNIT10	430V	430V	PM 0430T110	PM 0430 - 100	1000W - 80

	Index	Use As	Signal Name	BIT PWR	Power
00000	0	000	00 0000000 000 000		
00001	0000	000	00 0000000 000 0000000	00 0000	0000 0000
00002	0000	000	000 000 0000000	00 0000	
00003	000	000	000 0000000	00 0000	0000
00004	000	000	000 0000000	00 0000	0000
00005	000	000	000 0000000 000	00 0000	0000
00006	0000	000	000000000000	00 0000	0000
00007	0000	000	000000000000	00 0000	0000

	Interface	Line In	Signal Name	BIT Pattern	Power
CPRO1	1	CPRO	SC_CPRO1-0-0	P0-0-700	
CPRO1	2	CPRO	SC_CPRO1-0000-0-0	P0-0-700	
CPRO1	3	CPRO	1-0V-00		
CPRO1	4	CPRO	0000000-0000		
CPRO1	5	CPRO	000-NC1-0-0-00		
CPRO1	6	CPRO	FW-00000	P0-0-000	
CPRO1	7	CPRO	000-0-0-0		
CPRO1	8	CPRO	0000-0-0-0	00-0-0000	0-000-00

[illegible]

	Indikator	Dasar	Aspek Nama	SKK PPH	Prinsip
UJIAN 1	1	10%	100% 100%		
UJIAN 2	2	10%	100% 100%		
UJIAN 3	3	10%	100% 100%		
UJIAN 4	4	10%	100% 100%		
UJIAN 5	5	10%	100% 100%		
UJIAN 6	6	10%	100% 100%		
UJIAN 7	7	10%	100% 100%		

	Defect#	Defect	Signal Name	SET PWD	Power
CPRO	349	PC1	PM CLARENCE	PC 0.125	100%
CPRO	349	SRBNA	PM DROD CLS	PC 0.125	100% AC
CPRO	349	SRBNA	PM DROD SENS	PC 0.125	100% AC
CPRO	350	CPRO	PM RADIATION	PM 100/125	
CPRO	351	CPRO	CPRODUC AC	PC 0.125	
CPRO	352	CPRO	PM PERIOD	PC 0.125	
CPRO	353	CPRO	PM DIFFERENCE	PC 0.125	
CPRO	354	CPRO	PM RADIATION	PC 0.125	

	Index	Use As	Signal Name	BIT Pairs	Notes
CP10	1	CP1	IR 10P 1001		
CP11	1	CP1	IR 10P 1002		
CP12	1	CP2	ALL SYSTEMS PRGND	00 1000	1000
CP13	1	CP2	1001P PRGND	00 1001	1001
CP14	1	CP2	1002P PRGND	00 1002	1002
CP15	1	CP2	1003P PRGND	00 1003	1003
CP16	1	CP2	1004P PRGND	00 1004	1004
CP17	1	CP2	1005P PRGND	00 1005	1005
CP18	1	CP2	1006P PRGND	00 1006	1006
CP19	1	CP2	1007P PRGND	00 1007	1007
CP20	1	CP2	1008P PRGND	00 1008	1008
CP21	1	CP2	1009P PRGND	00 1009	1009
CP22	1	CP2	1010P PRGND	00 1010	1010
CP23	1	CP2	1011P PRGND	00 1011	1011
CP24	1	CP2	1012P PRGND	00 1012	1012
CP25	1	CP2	1013P PRGND	00 1013	1013
CP26	1	CP2	1014P PRGND	00 1014	1014
CP27	1	CP2	1015P PRGND	00 1015	1015
CP28	1	CP2	1016P PRGND	00 1016	1016
CP29	1	CP2	1017P PRGND	00 1017	1017
CP30	1	CP2	1018P PRGND	00 1018	1018
CP31	1	CP2	1019P PRGND	00 1019	1019
CP32	1	CP2	1020P PRGND	00 1020	1020
CP33	1	CP2	1021P PRGND	00 1021	1021
CP34	1	CP2	1022P PRGND	00 1022	1022
CP35	1	CP2	1023P PRGND	00 1023	1023
CP36	1	CP2	1024P PRGND	00 1024	1024
CP37	1	CP2	1025P PRGND	00 1025	1025
CP38	1	CP2	1026P PRGND	00 1026	1026
CP39	1	CP2	1027P PRGND	00 1027	1027
CP40	1	CP2	1028P PRGND	00 1028	1028
CP41	1	CP2	1029P PRGND	00 1029	1029
CP42	1	CP2	1030P PRGND	00 1030	1030
CP43	1	CP2	1031P PRGND	00 1031	1031
CP44	1	CP2	1032P PRGND	00 1032	1032
CP45	1	CP2	1033P PRGND	00 1033	1033
CP46	1	CP2	1034P PRGND	00 1034	1034
CP47	1	CP2	1035P PRGND	00 1035	1035
CP48	1	CP2	1036P PRGND	00 1036	1036
CP49	1	CP2	1037P PRGND	00 1037	1037
CP50	1	CP2	1038P PRGND	00 1038	1038
CP51	1	CP2	1039P PRGND	00 1039	1039
CP52	1	CP2	1040P PRGND	00 1040	1040
CP53	1	CP2	1041P PRGND	00 1041	1041
CP54	1	CP2	1042P PRGND	00 1042	1042
CP55	1	CP2	1043P PRGND	00 1043	1043
CP56	1	CP2	1044P PRGND	00 1044	1044
CP57	1	CP2	1045P PRGND	00 1045	1045
CP58	1	CP2	1046P PRGND	00 1046	1046
CP59	1	CP2	1047P PRGND	00 1047	1047
CP60	1	CP2	1048P PRGND	00 1048	1048
CP61	1	CP2	1049P PRGND	00 1049	1049
CP62	1	CP2	1050P PRGND	00 1050	1050
CP63	1	CP2	1051P PRGND	00 1051	1051
CP64	1	CP2	1052P PRGND	00 1052	1052
CP65	1	CP2	1053P PRGND	00 1053	1053
CP66	1	CP2	1054P PRGND	00 1054	1054
CP67	1	CP2	1055P PRGND	00 1055	1055
CP68	1	CP2	1056P PRGND	00 1056	1056
CP69	1	CP2	1057P PRGND	00 1057	1057
CP70	1	CP2	1058P PRGND	00 1058	1058
CP71	1	CP2	1059P PRGND	00 1059	1059
CP72	1	CP2	1060P PRGND	00 1060	1060
CP73	1	CP2	1061P PRGND	00 1061	1061
CP74	1	CP2	1062P PRGND	00 1062	1062
CP75	1	CP2	1063P PRGND	00 1063	1063
CP76	1	CP2	1064P PRGND		

	Interface	Device	Original Name	NET Prio	Parent
GE0/20	1	AP1	GE-0/20-1000-10000	100	100000
GE0/20	2	AP2	1010000-00	100	100000
GE0/20	3	AP3	PA-000-00	100	100000
GE0/20	4	AP4	GE-0/20-1-1000000000	100	100000
GE0/20	5	AP5	1000-000-00	100	100000
GE0/20	6	AP6	1000-000-00	100	100000
GE0/20	7	AP7	GE-0/20	100	100000
GE0/20	8	AP8	GE-0/20-1000000000	100	100000
GE0/20	9	AP9	1000-0000000000	100	100000

[illegible]

SRP_PCH-H Z170 HSIO	
1	USB3 #1 (OTG)
2	USB3 #2
	SSD #1

1	USB3 #1 (JTG)			1	USB3 #1 (JTG)
2	USB3 #2	SSIC #1		2	USB3 #2
3	USB3 #3	SSIC #2		3	USB3 #3
4	USB3 #4			4	USB3 #4
5	USB3 #5			5	USB3 #5
6	USB3 #6			6	USB3 #6
7	USB3 #7	PCIe #1		7	USB3 #7

8	USB3 #6	PCIe #2	x4	NA	8	USB3 #6
9	USB3 #9	PCIe #3			9	PCIe #3
10	USB3 #10	PCIe #4	x2	NA	10	PCIe #4
11	PCIe #5	GBE			11	PCIe #5
12	PCIe #6	GBE	x2	NA	12	PCIe #6
13	PCIe #7				13	PCIe #7
14	PCIe #8		x2		14	PCIe #8
					15	PCIe #9

16/PCIe #9	SATA#0	GB	x2	x4	Intd RST	16/PCIe #9
16/PCIe #10	SATA#1	GB	x2		PCIe Storage	16/PCIe #10
17/PCIe #11					Device #1	17/PCIe #11
18/PCIe #12		GB	x2			18/PCIe #12
19/PCIe #13	SATA#0*	GB	x2	x4	Intd RST	19/PCIe #13
20/PCIe #14	SATA#1*				PCIe Storage	20/PCIe #14
21/PCIe #15	SATA#2					21/PCIe #15

22	PCIe #16	SATA #3		x4	Intel IRST PCIe Storage Device #5	22	PCIe #16
23	PCIe #17	SATA #4				23	SATA #5
24	PCIe #18	SATA #5	x2			24	SATA #6
25	PCIe #19	SATA #6				25	PCIe #19
26	PCIe #20	SATA #7	x2			26	PCIe #20

### N501VW Setting

[illegible][illegible]

ISG_PCIE#1 (RM170) HSIO0						
1	USER#1 (1) (GTG)					
2	USER#2			SSIC#1		
3	USER#3			SSIC#2		
4	USER#4					
5	USER#5					
6	USER#6					
7	USER#7	PCIE#1				
8	USER#8	PCIE#2				
9	PCIE#3				x/2	NA
10	PCIE#4			SSIC	x/2	
11	PCIE#5				x/2	
12	PCIE#6				x/2	NA
13	PCIE#7				x/2	
14	PCIE#8					
15	PCIE#9	SATA#0		SSIC	x/2	Host IOST PCIE Storage Device
16	PCIE#10	SATA#1				
17	PCIE#11			SSIC	x/2	
18	PCIE#12			SSIC	x/2	
19	PCIE#13	SATA#0		SSIC		Host IOST PCIE Storage Device R2
20	PCIE#14	SATA#1				
21	PCIE#15	SATA#2				
22	PCIE#16	SATA#3			x/2	
23						
24						
25					NA	NA
26						







### Main Board




Figure 10 shows the pin connections for the AD9288. The diagram illustrates the connections for various signals, including CSN, DQS, DQS\_TAP\_0 to DQS\_TAP\_5, DQS\_TAP\_1 to DQS\_TAP\_6, DQS\_TAP\_7 to DQS\_TAP\_8, DQS\_TAP\_9 to DQS\_TAP\_10, DQS\_TAP\_11 to DQS\_TAP\_12, DQS\_TAP\_13 to DQS\_TAP\_14, DQS\_TAP\_15 to DQS\_TAP\_16, DQS\_TAP\_17 to DQS\_TAP\_18, DQS\_TAP\_19 to DQS\_TAP\_20, DQS\_TAP\_21 to DQS\_TAP\_22, DQS\_TAP\_23 to DQS\_TAP\_24, DQS\_TAP\_25 to DQS\_TAP\_26, DQS\_TAP\_27 to DQS\_TAP\_28, DQS\_TAP\_29 to DQS\_TAP\_30, DQS\_TAP\_31 to DQS\_TAP\_32, DQS\_TAP\_33 to DQS\_TAP\_34, DQS\_TAP\_35 to DQS\_TAP\_36, DQS\_TAP\_37 to DQS\_TAP\_38, DQS\_TAP\_39 to DQS\_TAP\_40, DQS\_TAP\_41 to DQS\_TAP\_42, DQS\_TAP\_43 to DQS\_TAP\_44, DQS\_TAP\_45 to DQS\_TAP\_46, DQS\_TAP\_47 to DQS\_TAP\_48, DQS\_TAP\_49 to DQS\_TAP\_50, DQS\_TAP\_51 to DQS\_TAP\_52, DQS\_TAP\_53 to DQS\_TAP\_54, DQS\_TAP\_55 to DQS\_TAP\_56, DQS\_TAP\_57 to DQS\_TAP\_58, DQS\_TAP\_59 to DQS\_TAP\_60, DQS\_TAP\_61 to DQS\_TAP\_62, DQS\_TAP\_63 to DQS\_TAP\_64, DQS\_TAP\_65 to DQS\_TAP\_66, DQS\_TAP\_67 to DQS\_TAP\_68, DQS\_TAP\_69 to DQS\_TAP\_70, DQS\_TAP\_71 to DQS\_TAP\_72, DQS\_TAP\_73 to DQS\_TAP\_74, DQS\_TAP\_75 to DQS\_TAP\_76, DQS\_TAP\_77 to DQS\_TAP\_78, DQS\_TAP\_79 to DQS\_TAP\_80, DQS\_TAP\_81 to DQS\_TAP\_82, DQS\_TAP\_83 to DQS\_TAP\_84, DQS\_TAP\_85 to DQS\_TAP\_86, DQS\_TAP\_87 to DQS\_TAP\_88, DQS\_TAP\_89 to DQS\_TAP\_90, DQS\_TAP\_91 to DQS\_TAP\_92, DQS\_TAP\_93 to DQS\_TAP\_94, DQS\_TAP\_95 to DQS\_TAP\_96, DQS\_TAP\_97 to DQS\_TAP\_98, DQS\_TAP\_99 to DQS\_TAP\_100. The diagram also shows a 24.00MHz clock signal connected to pin 24, and a 90032 clock signal connected to pin 24. The diagram is labeled 'AD9288' and 'AD9288'.

Refer to CPL-M PDG P.363 (Doc.571391)


### 31.1.4 Disabling and Termination Guidelines for the Intel® High Definition Audio Interface

When HDA\_SDIN[1:0], DISPA\_SDIN interface is not implemented on the platform the signal pin(s) may be left unconnected.


When the Intel® Display Audio interface is not implemented, PROC\_AUDIO\_CLK and PROC\_AUDIO\_SDI need to be terminated to GND via a weak pull-down resistor (i.e.  $\sim 2K\Omega$ ), PROC\_AUDIO\_SDO can be left unconnected.




## Memory Channel A



```
.....
Memory Channel B
.....
```







Main Board






## Main Board



		Project Name <b>G711GW</b>		Rev <b>1.0</b>
<b>Title :</b> <b>CPU_CFG,RSVD,GND</b>				
Size <b>B</b>	<b>Dept.:</b> <b>ASUSTek COMPUTER</b>		<b>Engineer:</b> <b>Gaming RD</b>	
Date: <b>Tuesday, April 16, 2019</b>			Sheet <b>5</b>	of <b>103</b>




# CFG




DDR\_VTT\_CTRL1:  
System Memory Power Gate Control:  
Disables the platform memory VTT regulator  
in c8 and deeper and s3.  
Ref: Intel 570805\_CoffeLake\_EDS\_Vol\_1\_Rev1.5 P.116


## VTT Enable



## CPU SIDE BAND SIGNALS



# Main Board



## CFG Straps for Processor

ref: Intel 570805\_CoffeLake\_EDS\_Vol\_1\_Rev1.5 P.121

**CFG[0] : Stall reset sequence after PCU PLL lock until de-asserted**

- 1: (Default) Normal Operation; No stall

- 0: Stall

## CFG[1] : Reserved Configuration Lane

Reserved Configuration Lane

**CFG[2] : PCI Express® Static x16 Lane Numbering Reversal**

- 1: (Default) Normal Operation

- 0: Lane Numbering Reversed

## CFG[3] : Reserved configuration lanes

Reserved Configuration Lane

**CFG[4] : eDP Enable**

- 1: Disabled

- 0: Enabled

**CFG[6-8] : PCI Express® Bifurcation**

- 00: 1 x8, 2 x4 PCI Express®

- 01: Reserved

- 02: 2 x8 PCI Express®

- 11: 1 x16 PCI Express®

## CFG[7] : PEG Training



- 1: (Default) PEG Train Immediately Following RESET# de-assertion

- 0: PEG Wait for BIOS for Training

## CFG[9-8] : Reserved Configuration Lanes

Reserved Configuration Lane

## CFG Straps



ASUS G711GW

Title: CPU CFGSRVD

Dept: ANANDH COMPTON



Engineer: GANESH RD

Date: Tuesday, April 18, 2018

Page: 1 of 1










Main Board




Main Source	1th FWR	2nd FWR	3rd FWR
AC_BAT_SYS	+1.05VBUS	+VCCBT	
		+VCCSTG	
	+1.2V	+VTT	
		+VCCPLL_OC	
	+VCCSA		
	+VCCIO	+VCCSTG	

Configuration		Estimated SoC Power Delta from Config #1 #2
Config #1 (Premium)	Config #2 (Volume)	CFL H
VccST off in S3	On in S3	+25-30mW
VccPLL_OC off in S0/C10	On in S0/C10	+3-10mW
VccPLL_OC off in S0ix	On in S0ix	+3-10mW

Other than what is documented in the table above, there is no expected SoC power delta in Sx states between Volume and Premium configurations. Independently, implementing Deep Sx (also known as DSW) may lower platform power over traditional Sx.

CPU\_C10\_GATE# is a signal from the Coffee Lake SoC that can be used for gating off VccSTG, VccPLL\_OC and VccIO (CFL-H) in the S0/C10 system state in order to save power.

+VCCST/+VCCPLL  
DECAPS Place Back Side (TOP)


**CFL-U/H PDG Update for VCCPLL Power Rail Design Guidelines**

Due to Display PLL lock issues observed on systems with high noise level on VCCPLL, CFL-U/H B9#571391 and CFL-U B9#457021. Platform design guidelines has been updated with new recommendation for VCCPLL power rail.


**An additional capacitor 0603 size placeholder near CPU DGA has is recommended for better power delivery, this should be placed when encountered a new VCCPLL power rail.**

This new recommendation not required for systems that follows the PDG Power Integrity


## +VDDQ DECAPS Place Back Side (TOP)




## +VCCIO DECAPS Place Back Side (TOP)



## +VCCPLL\_OC DECAPS Place Back Side (TOP)



```
+VCCSA DECAPS Place Back Side (TOP)
```












+VCCORE near CPU




+VCCORE DECAPS Place Back Side (TOP)



22uF x 12



10uF x 24




Domain	Board Edge cap	Backside cap	Notes
Vcc	5x 47uF 0805		
		12x 22uF 0603	
		21x 10uF 0402	
		24x 1uF 0201	
VccGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	

Main Board

+VCCGT cap near CPU

22uF x14




ASUS		Project Name		Rev
G711GW		810_CPU_POWER_CAP		1.0
Size	Custom	Dept.: ASUS/Net COMPUTER	Engineer: Gaming RD	
Date: Tuesday, April 16, 2019		Sheet		10 of 103






Chris

SODIMM CHA-DIMM0  
TOP H4.0mm REV (J1401)




SO-DIMMs that do not support ECC (x64 only) will use the SPD with EVENT# not wired.  
SO-DIMMs that support ECC (x72) will use a combined SPD/Thermal Sensor with EVENT# wired.

DOR4\_DMM\_260P  
EVENT# ON ECC DIMM: KEEP A PULL UP IF NO PIN IN PCB





SODIMM CHB-DIMM0  
TOP H4.0mm STD (J1601)





SO-DIMMs that do not support ECC (x64 only) will use the SPD with EVENT# not wired.  
SO-DIMMs that support ECC (x72) will use a combined SPD/Thermal Sensor with EVENT# wired.

```

DOR4_DIMM_260P
EVENT# ON ECC DIMM: KERR-008303


```




		Project Name <b>G711GW</b>		Rev <b>1.0</b>
Title: <b>DIM_DDR4 SO-DIMM B1</b>				
Size <b>Custom</b>	Dept.: <b>ASUSTek COMPUTER</b>		Engineer: <b>Gaming RD</b>	
Date: <b>Tuesday, April 16, 2019</b>			Sheet <b>16</b>	of <b>103</b>



**Figure 4-23. CFL H DDR4 x16 Memory Down V<sub>REF-CA</sub> Overview**




**Figure 4-22. CFL-H DDR4 SO-DIMM  $V_{REF-CA}$  Overview**





## Main Board

Vref for CHA\_DIMM0




Vref for CHB\_DIMM0




		Project Name <b>G711GW</b>	Rev <b>1.0</b>
<b>Title :</b> <b>DIM_CA/DQ Voltage</b>			
Size <b>B</b>	<b>Dept.:</b> <b>ASUSTek COMPUTER</b>		<b>Engineer:</b> <b>Gaming RD</b>
Date:   Tuesday, April 16, 2019		Sheet     18     of     103	








## HD Audio







## RF requirement



Main Source	1st PWR	2nd PWR	3rd PWR	4th
RTCRBAT	RTCRBAT	+3VA_RTC		
AC_BAT_SYS	+1.05VBUS	+VCCBT		
	+1.2V			
	+3VAO	+3VA	+3VA_EC	
	+3VA_DSW	+3VBUS	+3VBUS_PCB	+V3_3A_V1_BA_VCCBARD
		+3VS		



## Main Board



ASUS	Project Name	Rev
Title : PCH-CPT1(SATA,HD,RTC,ITAG)		1.0
Drawn	Dept: ASUS/COMPUTERS	Engineer: Gaming RD
Date: Thursday, April 10, 2014	Sheet	20 of 103






# PCIE Setting

GX501GI PCIE/SATA Function define

CNL RM370

HSIO Capabilities	Function	Function
PCIE0 (From GPU)		CLKREQ-0 GPU
PCIE001-USB3.1A07		CLKREQ-1 GPU
PCIE002-USB3.1A08		CLKREQ-2 CR
PCIE003-USB3.1A09		CLKREQ-3 WLAN
PCIE004-USB3.1A10		CLKREQ-4 TBT AR
PCIE005		CLKREQ-5 PCIe SSD
PCIE006		CLKREQ-6 TBT AR
PCIE007		CLKREQ-7
PCIE008		CLKREQ-8
PCIE009		CLKREQ-9
PCIE010		CLKREQ-10/15
PCIE011-SATA-0a	PCIe*4 SSD	
PCIE012-SATA-1a		
PCIE013-SATA-0b		
PCIE014-SATA-1b		
PCIE015-SATA02		
PCIE016-SATA03	WLAN	
PCIE017-SATA04		
PCIE018-SATA05		
PCIE019-SATA06		
PCIE020-SATA06		
PCIE021		TBT (x4)
PCIE022		
PCIE023		
PCIE024		




## USB Setting

GX501GI USB Function define

CNL RM370

USB 2.0	Function	Function
US20_01	USB3.0 MB Port1	USB3.1A01 USB3.1MB Port1 (Support Gen2)
US20_02	USB3.0 MB Port2	USB3.1A02 USB3.0 MB Port2 (Support Gen2)
US20_03	USB3.0 MB Port3	USB3.1A03 USB3.0 MB Port3 (Support Gen2)
US20_04	Camera	USB3.1A04 USB3.0 MB Port4 (Support Gen2)
US20_05	USB3.0 MB Port4 (Charger)	USB3.1A05
US20_06	TBT	USB3.1A06
US20_07		USB3.1A07
US20_08	N key	USB3.1A08
US20_09	BT	
US20_10		
US20_11		
US20_12		

HSIO	RM370	QMS70	CM246	IPST	Devices Assign
0	US20_1 Gen1Gen2 #1	US20_1 Gen1Gen2 #1	US20_1 Gen1Gen2 #1		Gen1/2 USB3.1 Type C
1	US20_1 Gen1Gen2 #2	US20_1 Gen1Gen2 #2	US20_1 Gen1Gen2 #2		Gen1/2 USB3.1 Type C
2	US20_1 Gen1Gen2 #3	US20_1 Gen1Gen2 #3	US20_1 Gen1Gen2 #3		Gen1/2 USB3.1 Type A
3	US20_1 Gen1Gen2 #4	US20_1 Gen1Gen2 #4	US20_1 Gen1Gen2 #4		US20_1 Type A
4	US20_1 Gen1	US20_1 Gen1Gen2 #5	US20_1 Gen1Gen2 #5		Gen1/2 USB3.1 Type A
5	US20_1 Gen1 #6	US20_1 Gen1Gen2 #6	US20_1 Gen1Gen2 #6		US20_1 Type A
6	US20_1 Gen1 #7	US20_1 Gen1 #7	US20_1 Gen1 #7	PCIE #1	only for QMS70/CM246
7	US20_1 Gen1 #8	US20_1 Gen1 #8	US20_1 Gen1 #8	PCIE #2	only for QMS70/CM246
8	NA	US20_1 Gen1 #9	US20_1 Gen1 #9	PCIE #3	
9	NA	US20_1 Gen1 #10	US20_1 Gen1 #10	PCIE #4	
10	NA	PCIE #5	PCIE #5	PCIE #5	
11	NA	PCIE #6	PCIE #6	PCIE #6	
12	NA	PCIE #7	PCIE #7	PCIE #7	
13	NA	PCIE #8	PCIE #8	PCIE #8	
14	PCIE #9	PCIE #9	PCIE #9	PCIE #9	
15	PCIE #10	PCIE #10	PCIE #10	PCIE #10	
16	PCIE #11	DATA #11	DATA #11	DATA #11	1st M.2 SSD
17	PCIE #12	DATA #12	DATA #12	DATA #12	1st M.2 SSD
18	PCIE #13	DATA #13	DATA #13	DATA #13	1st M.2 SSD
19	PCIE #14	DATA #14	DATA #14	DATA #14	1st M.2 SSD
20	PCIE #15	DATA #15	DATA #15	DATA #15	1st M.2 SSD
21	PCIE #16	DATA #16	DATA #16	DATA #16	1st M.2 SSD
22	PCIE #17	DATA #17	DATA #17	DATA #17	1st M.2 SSD
23	PCIE #18	DATA #18	DATA #18	DATA #18	1st M.2 SSD
24	PCIE #19	DATA #19	DATA #19	DATA #19	1st M.2 SSD
25	PCIE #20	DATA #20	DATA #20	DATA #20	1st M.2 SSD
26	PCIE #21	DATA #21	DATA #21	DATA #21	1st M.2 SSD
27	PCIE #22	DATA #22	DATA #22	DATA #22	1st M.2 SSD
28	PCIE #23	DATA #23	DATA #23	DATA #23	1st M.2 SSD
29	PCIE #24	DATA #24	DATA #24	DATA #24	1st M.2 SSD



ASUS	Project Name	Rev
Title : PCH-PT(P) PCIE CLK USB		1.0
Dept. : ASUS	Engineer : Gaming RD	
Date : 2024.04.10.2024	Sheet : 21 of 103	



For Optimus



Q2201  
200MHz  
10K

R2203  
10KOhm

CLK\_PEG4\_REFQ4

DQCPU\_PWRCLK

GND





# Main Board

HPD0 to DP  
HPD1 to HDMI  
HPD2 to TBT  
HPD3 to VGA  
HPD4 to EDP Panel

DDP Strap Setting Update:  
0 = Port is not detected (Default)  
1 = Port is detected




















Table 8-1. Power Descriptions for PCH in CNL-H

Name	Description
VCCPWLDO_1PB	1.8V Primary Well. On the motherboard, this power pin must be connected to VCCPWLDO_1PB pin in Internal 1.8 v VSB Mode and left as no-connect in External 1.8V VSB Mode.
VCCPPLA	1.8V or 3.3V for GPP_A group.
VCCPPLB	1.8V or 3.3V for GPP_B and GPP_C groups.
VCCPPLD	1.8V or 3.3V for GPP_D group.
VCCPPLF	1.8V or 3.3V for GPP_E and GPP_F groups.
VCCPPLG_3P3	3.3V for GPP_G group.
VCCPPLHK	1.8V or 3.3V for GPP_H and GPP_K groups.
VCCPMV_SENSE	1.8V Sense Line.
VSSMPHY_SENSE	4W (Ground) Sense Line.
VSS	Ground.






# Main Board



ASUS		Project Name		Rev
G711GW				1.0
Title : PCH-CPT(8) POWER,GND				
Size	Dept.:	ASUSTek COMPUTER	Engineer:	Gaming RD
B	Date: Tuesday, April 16, 2019		Sheet	27 of 103




## SPI Power




## 1st SPI ROM

1st: 05006-00090900 FLASH MXIC MX25L12873FM2I-10G 128M SOP-8L  
2nd: 05006-00093100 FLASH GD25B127DSIGG IGADEVICE 128MB SOP8


## Main Board



## System Management Interface




## SMBus Interface



## CPU,VGA Thermal Sensor Power Thermal Sensor

for smart amp







**EC 8995**

**Only 3V Tolerance**

GPB0[0,1,2,3,4,5,6]  
GPC[3,4,5,6,7]  
GPD[0,4,6,7]  
GPE[4]  
GPF[6,7]  
GPH[7]  
GPI[0..7]  
GPT[0:7]

**Can be adjusted to Open-Drain for post:**

GPB0-GPB3  
GPD0-GPD7  
GPE0-GPE7  
GPF0-GPF7  
GPH0-GPH6  
GPI0-GPI5










**EC Require**



ITE Version	ASUS P/N
ITE8225W/RX	86037-00260000






Battery

Thermal sensor




**ASUS** Title: CR\_KBC\_IT82H  
Engineer: Gaining RD  
G711GW  
Date: Tuesday, April 18, 2018 Page: 37 of 108





Keyboard ID



KB ID PCH Side(HW請依照此表格做設計判斷) *BIOS會再反向				
Code	ROG RGB KB Type	KBID 2 (GPP H18)	KBID 1 (GPP H17)	KBID 0 (GPP H16)
0x00	Normal Keyboard	H	H	H
0x01	QWERTY Partition Keyboard	H	H	L
0x02	4 Zone RGB Keyboard	H	L	H
0x03	Per Key RGB Keyboard	H	L	L
0x04	1 Zone RGB Keyboard	L	H	H


	RED-4pin	1zone RGB_8pin	4zone-16pin	per key-20pin
pin1	VCC	VCC green	VCC green	COM7
pin2	VCC	VCC red	VCC red	COM6
pin3	GND	VCC blue	VCC blue	COM5
pin4	GND	LED1 blue	LED1 blue	COM4
pin5		LED1 red	LED1 red	COM3
pin6		LED1 green	LED1 green	COM2
pin7		NC	LED2 blue	COM1
pin8		NC	LED2 red	COM0
pin9		LED2 green	GND	VDD-33
pin10		LED3 blue	GND	NC
pin11			LED3 red	GND
pin12			LED3 green	VCC
pin13			LED4 blue	VCC
pin14			LED4 red	VCC
pin15			LED4 green	VDD-33
pin16			NC	NC
pin17				GCLK
pin18				SDI
pin19				DCLK
pin20				LE




Modern standby project should use Silego solution for EC/RTC reset (Microsoft hardware requirements)

6.6.2 Power button behavior

<https://docs.microsoft.com/en-us/windows-hardware/design/minimum/minimum-hardware-requirements-overview#section-60---shared-minimum-hardware-requirements-for-components>  
UX362FA R1.3 board will verify this circuit 7/E





<Variant Name>



		Title : RST_Reset Circuit	
ASUSTek COMPUTER		Engineer: Gaming RD	
Size B	Project Name G711GW	Rev 1.0	
Date: Tuesday, April 16, 2019	Sheet 32 of 103		



# Main Board



Realtek suggests 3V\_LAN raise time >1ms




ASUS		Project Name	Rev
GX502GX			1.0
Title : LAN RTL8111GUX-CG			
Size	Dept.: ASUSTEK COMPUTER	Engineer:	NB1 RD2 EE1
Date: Tuesday, April 16, 2019	Sheet	33	of 103









# Main Board



## LAN Connector




D3401,D3402 ESD Diode  
1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G  
2nd Source: P/N:07024-00710000 NXP/PUSB2X4D

ASUS		Project Name	Rev
GX502GX			1.0
Title : LAN RJ45_CON			
Size	Dept.:	ASUSTek COMPUTER	Engineer: NB1 RD2 EE1
Date: Tuesday, April 16, 2019	Sheet 34 of 103		









DVDD must lead AVDD2. Figure 4 illustrates the recommended power sequence.









Figure 4. Power sequence




## Headphone&MIC



## Main Board



## MUTE CONTROL





MUTE CONTROL new solution for 1.8V HDA BUG 0318











	R3932/R3933/R3924R3931	R3919/R3921/R3915/R3917
support internal SPKR	mount	unmount
support SMART SMP	unmount	mount



Variant Name:		Title : Aud_Woofr_**	
		Engineer: EE	
ASUSTek COMPUTER INC. N81			
Size	Project Name	Rev	
C	G711GW	1.0	
Date: Tuesday, April 16, 2019		Sheet	39 of 103








LPC Debug Port



N-KEY Debug Connector





<Variant Name>












		Title : DEBUG_LPC	
ASUSTek COMPUTER		Engineer: Gaming RD	
Size	Project Name		Rev
A	G711GW		1.0
Date: Tuesday, April 16, 2019		Sheet	44 of 103









PLUG SIZE	Min. Current Limit (A)	Typ. Current Limit (A)	Max. Current Limit (A)
6.50k	2700	3000	3300
7.50k	2430	2730	2970
8.25k	2250	2500	2750
9.50k	1980	2250	2420
10.5k	1800	2000	2200
11.5k	1620	1800	1980
14.3k	1350	1500	1650
17.4k	1080	1200	1320
21k	900	1000	1100






20180716a  
Ian: change WD controller to ITE8851  
20180702  
Ian: modify component location




20180716  
add test point for USB

20180702  
add test point for USB



Main Board

### Different power plan prevent leakage



### 6.3 I2C0 Slave ID Decode

IT8851 provides one I2C slave interface, I2C0, for communication and four different slave ID decodes for I2C0 slave.

Table 6-1. I2C0 Slave ID Decode

AD1	AD0	Slave ID
0	0	7'h40
0	1	7'h42
1	0	7'h50
1	1	7'h52



# TYPE-C USB3.1

NOTE 8: PIN ASSIGNMENT (FRONT VIEW)

Pin No.	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
	GND	TX1+	TX1-	V <sub>BUS</sub>	CC1	D+	D-	SBU1	V <sub>BUS</sub>	RX2-	RX2+	GND
Pin No.	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1
	GND	RX1+	RX1-	V <sub>BUS</sub>	SBU2	D+	D-	CC2	V <sub>BUS</sub>	TX2-	TX2+	GND

NOTE 9: LASER WELD POINTS MAY BE DISCOLORED.

Table 4-7: EN is the channel enable pin

EN	Channel Enable Setting
0	Disabled
1	Enabled (Default)

From GPU  
90 ohm

To Type C Connector  
90 ohm

## CC pin OVP Protection

20180723  
delete CC pin OVP because do not support PD 3.0V

## TYPE-C Connector

ING

05

B12

A1

B1

A12



## USB2.0 ESD-Protection

## PD Discharging

20180801  
no PD function, delete discharging circuit



The image contains two circuit diagrams for an LDO regulator. The left diagram, labeled 'LDO OUT', shows a standard LDO configuration with an input capacitor (CIN), a feedback capacitor (CFB), and an output capacitor (COUT) connected to GND. The right diagram, labeled 'LDO IN', shows the input side of the LDO. It includes a red dashed box around the input voltage divider and the LDO IN pin. Annotations in red text indicate changes for 20180815: 'change to +1.0V for improving transfer efficiency' and 'change to +1.0V/1.0V'. The diagrams also show the LDO IN pin connected to a 1.0V source, a 10k resistor, and a 100nF capacitor to GND. The LDO IN pin is also connected to the output of the voltage divider (1.0V/1.0V) and the input of the LDO. The LDO IN pin is also connected to the output of the voltage divider (1.0V/1.0V) and the input of the LDO. The LDO IN pin is also connected to the output of the voltage divider (1.0V/1.0V) and the input of the LDO.

[illegible]

Output Swing	GPIO	URDBG
Level 1 (Lowest)	0	0
Level 2 (Default)	0	1
Level 3	1	0
Level 4 (Highest)	1	1


[illegible]

Figure 1 consists of four schematic diagrams labeled (a) through (d), each representing a different type of intercalated structure. Each diagram shows a central box labeled 'Ligand' connected to two 'Hemoglobin' (Hb) subunits. The subunits are labeled with their specific types and whether they are applicable (N/A) in that position.

- (a) **HbA1c-HbA1c**: Both Hb subunits are labeled 'HbA1c'.
- (b) **HbA1c-HbA2**: The left Hb subunit is labeled 'HbA1c' and the right is labeled 'HbA2'.
- (c) **HbA1c-HbF**: The left Hb subunit is labeled 'HbA1c' and the right is labeled 'HbF'.
- (d) **HbA1c-HbE**: The left Hb subunit is labeled 'HbA1c' and the right is labeled 'HbE'.


In all diagrams, the 'Ligand' box is connected to the Hb subunits via lines, and the Hb subunits are connected to each other via lines, forming a tetramer structure. The diagrams are arranged in a 2x2 grid.

		Project Name		Rev	
G711GW				1.3	
Title : HDMI					
Size		Dept.:		Engineer:	
Customs		ASUSTek COMPUTER INC.		EE1_RD3	
Date: Tuesday, April 16, 2019		Sheet		48 of 103	





Module\_AUX




ANT\_2

U4901 RTC7610			
ANT	Port	VC1 GPP_B0	VC2 GPP_A18
50 Ω	RF1	1	0
ANT_1	RF2	X	1
ANT_2	RF3	0	0

X: don't care  
0: -0.2V~0.3V  
1: 1.6V~3.6V

Module\_MAIN



ANT\_4

U4902 RTC7610			
ANT	Port	VC1 GPP_B0	VC2 GPP_A18
50 Ω	RF1	1	0
ANT_3	RF2	X	1
ANT_4	RF3	0	0

X: don't care  
0: -0.2V~0.3V  
1: 1.6V~3.6V



# CPU Thermal Sensor

U5000

SCL SDA

1 2 3 4 5

GROUND ALERT# VDD

NCT7777JUA

N501

+3VS

R5006 10.5KOHM 1%

OD

CPU\_THERM [32,77]

SMB1\_CLK\_S [28,48,77,78]

SMB1\_DAT\_S [28,48,77,78]

+3VS

C5010 0.1uF/16V N/A

Temp.	Resistor
75	2kOhm
90	7.5kOhm
100	10.5kOhm
105	14kOhm
110	18.7kOhm

Set to 90度, BIOS set to 85 degree

SMBUS address=10010000 (90)


Reserve for power noise

SMB1\_CLK\_S


C5002 0.01uF/25V

[illegible][illegible]






PIN #	Description
1	5V
2	5V
3	5V
4	GND
5	RX+
6	RX-
7	GND
8	TX-
9	TX+
10	GND




<Variant Name>

ASUS®		Title :	XDD_HDD & ODD CON
ASUSTeK COMPUTER		Engineer:	Gaming RD
Size	Project Name	Rev	
A	G711GW	R1.0	
Date:	Tuesday, April 16, 2019	Sheet	51 of 103







USB3.0 ESD-Protection




USB3.0 EMI-Protection




USB2.0 ESD-Protection




USB3.0\_PORT3



USB3.0 ESD-Protection



USB3.0 Port 3








R1.5-02



# NGFF M.2 TYPE\_E-KEY WIFI

Main Board




## WLAN PWR\_V3V\_NGFF\_WLAN (Non-ICST)

Support ASUS Open Cloud Computing (ACComment)  
WLAN PWR to +V3V030



J5091\_NGFF E-KEY WLAN Connector 10-2mm  
1st Source: PIN:1203-0076000 ARGOSY/NASES-56791-TP20  
2nd Source: PIN:1203-0076200 DRAGONSTATE/12EBA2JFFB  
3rd Source: PIN:1203-0076800 LOTESAP/CI062-P001A


## WLAN CLKREQ#





## WLAN\_Wake# Control



## WLAN & BT ON



## NFC CONTROL PART







ASUS		Title: WFWIMax	
Author: E-KEY		Engineer: EE	
Project Name: GX5020X		Date: 2024.02.14	









R0.1-02 R0.1-27 R1.0-17










<Variant Name>

<b>ASUS</b>		<b>Title : Power Protect</b>	
ASUSTek COMPUTER		Engineer: Gaming RD	
Size	Project Name	<b>G711GW</b>	Rev
Custom			1.0
Date: Tuesday, April 16, 2019	Sheet	58	of 103






EMI




EMI




CLIP



13NB0I40T01011



EMI



EMI



EMI Reserve



<Optional Name>

<b>ASUS</b>		Title : I/O_Main board Conn.	
ASUS MAX COMPUTER		Engineer: Gaming RD	
Size	Project Name	Rev	
C	G711GW	1.0	
Date: Tuesday, April 18, 2018		Print	55 of 103




DC-IN Connector

DC Jack使用請詢用River\_Hsu



Battery Connector





Note:Battery Connector 正確性與BAT1\_IN\_OC#是否預留！

ASUS		Project Name	Rev
GX700			R1.0
Title : DC & BAT IN			
Size	AS	Dept.: NS_Power Team	Engineer: Benson
Date: Tuesday, April 16, 2019		Sheet	60 of 103

























## NFC Matching




ASUS		Title : USB3_****	
ASUSTek COMPUTER		Engineer: Gaming RD	
Size C	Project Name <b>G731GX</b>		Rev 1.0
Date: Tuesday, April 08, 2003	Drawn: da	chk: m	101




## BOTTOM




[TOP](#)




PTH 8 / 3.7mm




PTH 8 /3 mm




PTH 7 / 2.5mm




PTH 8 /4.2 mm




PTH 8 /3mm+ NPTH 3mm



PTH 8/3mm (Ext.)




PTH 6.5 /5 /3.7 mm




NPTH 1.5/ 4mm




NPTH 6/ 2.5 mm



NPTH 3.7 mm









GPU POWER GOOD LOOPSBACK

### GPU POWER SEQUENCE CONTROL




### Options


GPU_POW_SEQ	FUNCTION
0	OC OFF
1	OC ON

GPU_POW_SEQ	FUNCTION
0	OC OFF
1	OC ON

### PCI EXPRESS\_Graphics REVERSED Type PCIe X16



GPU_POW_SEQ	FUNCTION
0	OC OFF
1	OC ON

















40 Ohm NET  
FBA Partition 31..0  
MF=1 Mirror




40 Ohm NET  
FBA Partition 64..32  
MF=0 Normal






40 Ohm NET  
FBB Partition 31..0  
MF=1 Mirror



40 Ohm NET  
FBB Partition 64..32  
MF=0 Normal

776 FBB\_0001-01




Legend	
Symbol	
Part	Part Name
776	FBB_0001-01
776	FBB_0002-01
776	FBB_0003-01
776	FBB_0004-01
776	FBB_0005-01
776	FBB_0006-01
776	FBB_0007-01
776	FBB_0008-01
776	FBB_0009-01
776	FBB_0010-01
776	FBB_0011-01
776	FBB_0012-01
776	FBB_0013-01
776	FBB_0014-01
776	FBB_0015-01
776	FBB_0016-01
776	FBB_0017-01
776	FBB_0018-01
776	FBB_0019-01
776	FBB_0020-01
776	FBB_0021-01
776	FBB_0022-01
776	FBB_0023-01
776	FBB_0024-01
776	FBB_0025-01
776	FBB_0026-01
776	FBB_0027-01
776	FBB_0028-01
776	FBB_0029-01
776	FBB_0030-01
776	FBB_0031-01
776	FBB_0032-01
776	FBB_0033-01
776	FBB_0034-01
776	FBB_0035-01
776	FBB_0036-01
776	FBB_0037-01
776	FBB_0038-01
776	FBB_0039-01
776	FBB_0040-01
776	FBB_0041-01
776	FBB_0042-01
776	FBB_0043-01
776	FBB_0044-01
776	FBB_0045-01
776	FBB_0046-01
776	FBB_0047-01
776	FBB_0048-01
776	FBB_0049-01
776	FBB_0050-01
776	FBB_0051-01
776	FBB_0052-01
776	FBB_0053-01
776	FBB_0054-01
776	FBB_0055-01
776	FBB_0056-01
776	FBB_0057-01
776	FBB_0058-01
776	FBB_0059-01
776	FBB_0060-01
776	FBB_0061-01
776	FBB_0062-01
776	FBB_0063-01
776	FBB_0064-01
776	FBB_0065-01
776	FBB_0066-01
776	FBB_0067-01
776	FBB_0068-01
776	FBB_0069-01
776	FBB_0070-01
776	FBB_0071-01
776	FBB_0072-01
776	FBB_0073-01
776	FBB_0074-01
776	FBB_0075-01
776	FBB_0076-01
776	FBB_0077-01
776	FBB_0078-01
776	FBB_0079-01
776	FBB_0080-01
776	FBB_0081-01
776	FBB_0082-01
776	FBB_0083-01
776	FBB_0084-01
776	FBB_0085-01
776	FBB_0086-01
776	FBB_0087-01
776	FBB_0088-01
776	FBB_0089-01
776	FBB_0090-01
776	FBB_0091-01
776	FBB_0092-01
776	FBB_0093-01
776	FBB_0094-01
776	FBB_0095-01
776	FBB_0096-01
776	FBB_0097-01
776	FBB_0098-01
776	FBB_0099-01
776	FBB_0100-01






40 Ohm NET  
FRC Partition 31..0  
MP=1 Mirror




40 Ohm NET  
FRC Partition 64..32  
MP=0 Normal













40 Ohm NET  
F3D Partition 31..0  
MF=1 Mirror





40 Ohm NET  
F3D Partition 64..32  
MF=0 Normal





[illegible]





HWag 001 - 00050X B-die

Table 3. WHO-CC14 GORD Recommended Medications

Medication (generic)	Infant's weight configuration	Formulation	Starting dose	Maximum daily dose	Age restriction	Notes
1. PPI	10 kg or less	1 mg/kg	1 mg/kg	1 mg/kg	12 months	Proton pump inhibitors (PPIs)
2. H2RA	10 kg or less	1 mg/kg	1 mg/kg	1 mg/kg	12 months	Histamine-2 receptor antagonists (H2RAs)

Notes:  
 1. WHO-CC14 do not include omeprazole or lansoprazole as first-line therapy.  
 2. WHO-CC14 do not include ranitidine as first-line therapy.

[illegible][illegible]

Physical Configuration		
Logical Option	Full-Size vs. LSI via controller (see Note 1, 2)	Full-Size vs. GMD integration (see 1)
	Platform design; also see Note 2, 3	
LSI vs. GMD (Level 1)	Requires	No Staff
LSI vs. GMD (Level 2)	Requires	Requires
GMD vs. LSI (Level 3)	No Staff	Requires

Note 1: Feature should be IBM Class 75. Address is optional.




Note 2: Symbolic graphics-direct design should pull out the LSI, ACH, and other

Step	File	Value	FS_OVFRT Function
ROM_S0	ROM_S1	ROM_S0	FS_OVFRT Function ENABLED
			FS_OVFRT Function DISABLED

Strap Pins			PS_OVERTT Function
ROM_SS	ROM_SI	ROM_SCL	
L	L	L	PS_OVERTT Function ENABLED
L	L	H	PS_OVERTT Function DISABLED (default, do not configure)



MFO Invert



VGA EXT. Thermal Sensor



```

NVIDIA GCR 2.2 follow DO-07290-GCR_v01
GPU_OFD 1 -> FRAME_LOCKER [Input, Open Drain
High - inverts display / Low Normal]

```

Malibid not support WFFR panel (frame lock)












### Coffee lake IMVP8 Power [For CPU]




PR056	N series	G series
65W	13.3Kohm	-
90W	10Kohm	-
120W	10Kohm	40.2Kohm
180W	-	28.7Kohm
230W	-	24.3Kohm







**+1.05VSUS [For PCH]**



**Imax= 10A  
OCP= 15A**

PT830\* 請放置 PU8301旁;並請放置Trace上!



ASUS		Project Name	Rev
G711GW			R1.0
Title : PW_+1.0VSUS			
Size	Dept.:	Engineer:	
A3	NS Power team	Neil	
Date: Tuesday, April 16, 2019	Sheet	83	of 103












**+1.2V / +VTT / +2.5V[For Memory]**
















**+3VA\_DSW / +5VSUS [System Power]**








		Project Name		Rev	
		Coffeelake-H		R1	
Title : PW_LOAD SWITCH					
Size A3	Dept.: NB Power team		Engineer: Besnon		
Date: Tuesday, April 16, 2019			Sheet	46	of 103








PR8901	ADP<120W	ADP<~230W	ADP<230W	ADP<330W
	Y8D	5m	5m	2m
	1011A-0000000	1011A-0000000	1011A-0000000	1011A-0000000


  

PR8903	ADP<120W	ADP<150W	ADP<180W	ADP<230W	ADP<280W	ADP<330W
	200m	255m	X	X	X	560m
	1011A-0000000	1011A-0000000	X	X	X	1011A-0000000

Adaptor select  
total power = 90% ADP







Adaptor select					
	R1 Selection	R2 Selection			
PR8921	10m	5m			
PR8936	14K	0.4V	30W	120W	
	31.6K	0.8V	40W	150W	
	56K	1.2V	45W	180W	
	93.1K	1.6V	65W	230W	
	150K	2.0V	75W	280W	
	270K	2.4V	90W	330W	
	560K	2.8V	120W	400W	






Address Selection Table									
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS

Register Address									
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS
CS	CS	CS	CS	CS	CS	CS	CS	CS	CS






+NVVDD [For DGPU]




請放靠近PU9101






+NVVDD [For DGPU]








DVS Settling		
MEM_VDD_CTL	R	%
Voltage	1.35V	1.25V
999404	1000nm	
999405	21.500nm	
999423	7500nm	





## +12VS\_FAN [For FAN]








<Variant Name>

Project Name		Rev
ASUS Coffeelake-H		R1.0
Title : PW_+12VS_FAN		
Size	Dept.: NB Power team	Engineer: Hon












**5VSUS**




**Charger**



**NVVD (X70)**



**FBVDDQ**




**\*共12顆**  
**\*請將對應電容放置對應PWR VRM輸入端**





## AC-IN Mode

C:CPU (+RTCBAT)+3VA\_RTC  
P:PCH (AC\_BAT\_SYS)+3VA/+5VA  
S:PLT (+3VA\_RTC)RTCST# (PCH)  
Power (Power)AC\_IN\_OC# (EC)  
Signal (EC)PS\_ON (+3VA\_EC)  
(PS\_ON)+3VA\_EC (EC)  
(3VADSW\_ON)+3VA\_DSW (3VA\_DSW\_PWRGD)  
(EC)DPWROK\_EC (PCH)  
(+3VA\_DSW)PM\_BATLOW# (PCH)  
(PCH)PM\_SLP\_SUS# (EC)  
(VSUS\_ON)+1.0VSUS\_VCCPRIM (1.0VSUS\_PWRGD)  
(EC)PM\_RSMRST#\_PCH (PCH)  
(PCH)SUSWARN# (EC)  
(EC)ME\_AC\_PRESENT\_PCH (PCH)  
(EC)PCH\_SUSACK# (PCH)  
(PWR\_Switch)PWR\_SW# (EC)  
(EC)PM\_PWRBTN# (PCH)  
(EC)SUSC\_EC# (Power)  
(SUSC\_EC#)+12V/+5V/+3V  
(EC)SUSB\_EC# (Power)  
(SUSB\_EC#)+12VS/+5VS/+3VS  
(SUSB\_EC#)+1.0V\_VCCST,VCCPLL  
(SUSB\_EC#)+VCCIO, (+12VS)+VCCSTG  
(1.2V\_ON)+2.5V (2.5V\_PWRGD)  
(1.2V\_ON)+VDDQ\_CPU (1.2V\_PWRGD)  
(+12VS)+VCCPLL\_OC  
(SUSB\_EC#)+VCCIO (VCCIO\_PWRGD)  
(ALL\_SYSTEM\_PWRGD)+VCCSA (IMVP8\_PWRGD)  
(DDR\_VTT\_CTRL)+0.6V  
(CPU)DDR\_VTT\_CTRL (Power)  
(Power)1.2V\_PWRGD (AND)  
(Power)IMVP8\_PWRGD  
(AND)ALL\_SYSTEM\_PWRGD (CPU/PCH/EC/Power)  
(ALL\_SYSTEM\_PWRGD)VCCST\_PWRGD\_CPU (CPU)  
(EC)PM\_PWROK\_PCH (PCH)  
(PCH)CLK\_PCH\_BCLK (CPU)  
(PCH)H\_CPU\_PWRGD (CPU)  
  
(CPU)P\_SVID\_DATA\_X2 (Power)  
(EC)PM\_SYSPWROK\_PCH (PCH)  
(PCH)PLT\_RST# (CPU/EC/Device)  
(P\_IMVP8\_DRVON)+VCCCORE (IMVP8\_PWRGD)  
(CPU)H\_THERMTRIP# (PCH)  
(PCH)DDR4\_DRAMRST# (Memory)  
  
+VCCGT




## CFL H Power Sequence (AC mode)



DC-IN Mode

C:CPU (+RTCBAT)+3VA\_RTC  
P:PCH (AC\_BAT\_SYS)+3VA/+5VA  
S:PLT (+3VA\_RTC)RTCRST#(PCH)  
Power (Power)AC\_IN\_OC#(EC)  
Signal (EC)PS\_ON(+3VA\_EC)  
(PS\_ON)+3VA\_EC(EC)  
(3VADSW\_ON)+3VA\_DSW(3VA\_DSW\_PWRGD)  
(EC)DPWROR\_EC(PCH)  
(+3VA\_DSW)PM\_BATLOW#(PCH)  
(PCH)PM\_SLP\_SUS#(EC)  
(VSUS\_ON)+1.0VSUS\_VCCPRIM(1.0VSUS\_PWRGD)  
(EC)PM\_RSMRST#\_PCH(PCH)  
(PCH)SUSWARN#(EC)  
(EC)ME\_AC\_PRESENT\_PCH(PCH)  
(EC)PCH\_SUSACK#(PCH)  
(PWR Switch)PWR\_SW#(EC)  
(EC)PM\_PWRBTN#(PCH)  
(EC)SUSC\_EC#(Power)  
(SUSC\_EC#)+12V/+5V/+3V  
(EC)SUSB\_EC#(Power)  
(SUSB\_EC#)+12VS/+5VS/+3VS  
(VSUS\_ON)+1.0V\_VCCST,VCCPLL(VCCST\_PWRGD)  
(+VCCIO)+VCCSTG  
(1.2V\_ON)+2.5V(2.5V\_PWRGD)  
(1.2V\_ON)+VDDQ\_CPU(1.2V\_PWRGD)  
(+12VS)+VCCPLL\_OC  
(SUSB\_EC#)+VCCIO(VCCIO\_PWRGD)  
(ALL\_SYSTEM\_PWRGD)+VCCSA(IMVP8\_PWRGD)  
(DDR\_VTT\_CTRL)+0.6V  
(CPU)DDR\_VTT\_CTRL(Power)  
(Power)1.2V\_PWRGD(AND)  
(Power)IMVP8\_PWRGD  
(AND)ALL\_SYSTEM\_PWRGD(CPU/PCH/EC/Power)  
(ALL\_SYSTEM\_PWRGD)VCCST\_PWRGD\_CPU(CPU)  
(EC)PM\_PWROR\_PCH(PCH)  
(PCH)CLK\_PCH\_BCLK(CPU)  
(PCH)H\_CPU\_PWRGD(CPU)  
(ALL\_SYSTEM\_PWRGD)P\_IMVP8\_EN\_10(Power)  
(CPU)P\_SVID\_DATA\_X2(Power)  
(EC)PM\_SYSPWROR\_PCH(PCH)  
(PCH)PLT\_RST#(CPU/EC/Device)  
(P\_IMVP8\_DRVON)+VCCCORE(IMVP8\_PWRGD)  
(CPU)H\_THERMTRIP#(PCH)  
(PCH)DDR4\_DRAMRST#(Memory)  
+VCCGT



CFL H Power Sequence  
(DC mode)

ASUS		Project Name	Rev
G711GW			01.0
Title : Power On Timing-DC mode			
Dept.	ASUS/NA COMPUTER	Engineer:	Gaming RD
Date:	Tuesday, March 10, 2015	Sheet	001 of 100